



Emerging Challenges and Solutions For Signal Integrity and Jitter Testing For PCIe 2.0 @ 5 GT/s

Mike Li, Ph.D.

CTO

Wavecrest





I. High-speed I/O test review

- ◆ Link architecture evolution
- ◆ Jitter, noise, and signaling
- ◆ BER and interoperability

II. PCIe 2.0 jitter and signaling test requirements

- ◆ Link architecture overview
- ◆ Jitter, noise, and BER (JNB) transfer functions
- ◆ JNB and signaling tests (Tx, Rx, and Ref clock)

III. Test methods meeting requirements

- ◆ Transmitter
- ◆ Receiver
- ◆ PLL
- ◆ Ref clock

IV. Applications and case studies

- ◆ Compliance test
- ◆ Diagnostic test

V. Summary and conclusion





I: High Speed I/O Test Review

A Serial Data Communication System





WAVECREST
Be certain of the signal you send







- Calculating Phase Jitter against a tracking clock (or recovered clock) reduces the amount of Phase Jitter calculated
- The amount of tracking depends on the recovered clock's transfer function of the receiver






With a compliant clock




Without a compliant clock




Timing Jitter, Amplitude Noise, and BER (JNB)

- Timing jitter and amplitude noise can both cause bit errors to occur
- Bit Error Rate (BER) needs to be 10^{-12} or smaller
- Interoperability is merited by jitter, noise, and BER



Timing jitter pdf




Amplitude noise pdf

Phase, Period, and Cycle-to-Cycle Jitter

Φ = Phase Jitter:
The Actual distance the Phase has moved from ideal
The Jitter Position

Φ'' = Cycle-to-Cycle Jitter: The second differential of the Phase jitter:
The Jitter Acceleration

Φ' = Period Jitter:
The first differential of the Phase Jitter:
The Jitter Speed




Law for PDFs: Convolution


- Convolution is defined by the following equation:

$$f(x) * g(x) = \int_{-\infty}^{+\infty} f(u) g(x-u) du$$


- The Total Jitter PDF is equal to the convolution of RJ PDF with the DJ PDF. This is shown in this equation:

$$f_{TJ}(x) = f_{RJ}(x) * f_{DJ}(x) = \int_{-\infty}^{\infty} f_{RJ}(u) \cdot f_{DJ}(x-u) du$$






(a)



(b)




Jitter Separation (II): Time or Frequency Domain with Autocorrelation or PSD



- RJ PSD
- PJ PSD
- DDJ (DJ without PJ and BUJ) PSD

Jitter PDF, BER CDF, and Eye-Diagram

- Relationship of Eye Diagram, TJ PDF and BER CDF




$$BER(t_s) = \frac{1}{2} \left[\int_{t_s}^{\infty} f_{TOT}(t) dt + \int_{-\infty}^{t_s} f_{TOT}(t - UI) dt \right]$$




II: PCIe 2.0 Test Requirements

IMPORTANT NOTE: Numbers highlighted in green are from the 0.7 Draft of the PCIe 2.0 Specification and are *subject to change* before the final specification! They are presented for illustrative purposes only.

PCIe 2.0 Link Architecture (PI or OS Based)



System Transfer Functions




$$Y(s) = H_t(s)X(s) = \{[H_1(s)e^{-sT_d} - H_2(s)]H_3(s)\}X(s)$$

Tx Amplitude Voltage Test Requirements




Symbol	Parameter and Definition	2.5 GT/s (PCIe 1.x)	5 GT/s – PCIe 2.0 Draft 0.7	Unit
VTX-DIFF-PP	Differential p-p Tx voltage swing	0.8 (min) 1.2 (max)	0.8 (min) 1.2 (max)	V
VTX-DE-RATIO -	Tx de-emphasis level	3.0 (min) -4.0 (max)	-5.5 (min) -6.5 (max)	dB

De-Emphasis



Channel Slows Edges: Bit window is reduced: Data Dependent Jitter (DDJ)

De-Emphasis Compensates: Exaggerated edges at TX result in better Bit window at RX



De-Emphasis tries to compensate for DDJ of the Channel

Symbol	Parameter and Definition	2.5 GT/s (PCIe 1.x)	5 GT/s (PCIe 2.0 Draft 0.7)	Unit
TMIN-PULSE	Instantaneous pulse width	Not spec'ed	0.9 (min)	UI
TTX-EYE	Transmitter Eye opening (@ 10^{-12} BER) including all jitter sources	0.75 (min)	0.75 (min)	UI
TTX-DJ-DD (max)	Tx deterministic jitter (DJ)	Not spec'ed	0.15 (max)	UI



Symbol	Parameter and Definition	2.5 GT/s (PCIe 1.x)	5 GT/s (PCIe 2.0 Draft 0.7)	Unit
BWTX-PLL	Maximum Tx PLL Bandwidth (BW)	22 (max)	16 (max)	MHz
BWTX-PLL-LO-3DB	Minimum Tx PLL BW for 3 dB peaking	3 (min)	8 (min) MHz	MHz
BWTX-PLL-LO-1DB	Minimum Tx PLL BW for 1 dB peaking	Not spec'ed	5 (min)	MHz
PKGTX-PLL1	Tx PLL peaking with 8 MHz min BW	Not spec'ed	3.0 (max)	dB
PKGTX-PLL2	Tx PLL peaking with 5 MHz min BW	Not spec'ed	1.0 (max)	dB




- 1st -order HPF of

$$H_3(s) = \frac{s}{s + \omega_3}$$

$$\omega_3 = 2\pi f_3$$

where

$$f_3 = 1.0\text{MHz}$$



Symbol	Parameter and Definition	Min	Max	Unit
TPERIOD-ABS	Averaged instantaneous period (including SSC)	9.997	10.053	ns
VIH VIL	Differential Input High Voltage Differential Input Low Voltage	+150	-150	mV
VRB	Ring-back Voltage Margin	-100	+100	mV
(dV/dt) _R	Rising Edge Rate	0.6	4.0	V/ns
(dV/dt) _F	Falling Edge Rate	0.6	4.0	V/ns
η_{DC}	Duty Cycle	40	60	%
TCLK_RJ	Ref clk RMS jitter		3.1	ps
TSSC-JITTER-CC	SSC induced jitter that a receiver must track. Relevant only for <u>common clock</u> architecture		65 ps PP at 33 KHz	ps
TSSC-JITTER-DDC	SSC induced jitter that a receiver must track. Relevant only for <u>data driving PLL</u> architecture		20 ns PP at 33 KHz	ns

$$H(s) = \left[H_1(s) * e^{-s*t_delay} - H_2(s) \right]$$


$$H_1(s) = \frac{2s\zeta\omega_1 + \omega_1^2}{s^2 + 2s\zeta\omega_1 + \omega_1^2}$$

$$H_2(s) = \frac{2s\zeta\omega_2 + \omega_2^2}{s^2 + 2s\zeta\omega_2 + \omega_2^2}$$

$$\zeta = 0.54$$

$$\omega_1 = \frac{2 * \pi * 8.61 * 10^6}{\sqrt{1 + 2\zeta^2} + \sqrt{(1 + 2\zeta^2)^2 + 1}} \text{ Rad/s}$$

$$\omega_2 = \frac{2 * \pi * 4.31 * 10^6}{\sqrt{1 + 2\zeta^2} + \sqrt{(1 + 2\zeta^2)^2 + 1}} \text{ Rad/s}$$



$$t_delay = 12 \cdot 10^{-9} \text{ s}$$



Symbol	Parameter and Definition	2.5 GT/s (PCIe 1.x)	5 GT/s (PCIe 2.0 Draft 0.7)	Unit
VRX-DIFF-PP	Differential p-p Rx voltage swing	0.175 (min) 1.2 (max)	0.120 (min) 1.2 (max)	V
VRX-MAX-MIN-RATIO	Max to Min pulse voltage on consecutive UI	Not spec'ed	5 (max)	




Symbol	Parameter and Definition	2.5 GT/s (PCIe 1.x)	5 GT/s (PCIe 2.0 Draft 0.7)	Unit
TRX-EYE	Receiver Eye opening (@ 10^{-12} BER)	0.4 (min)	0.4 (min)	UI
TRX-DJ-DD (max)	Rx deterministic jitter (DJ)	Not spec'ed	0.44 (max)	UI




III: Example Test Methods Meeting Requirements

- Measure clock-to-data jitter
- TJ is measured at BER = 10^{-12}




Example Rx Jitter/Signaling Test Methods


- Create the worst jitter/signaling conditions to stress the Rx and insure that it still meets the 10^{-12} BER requirement



Example Rx Jitter/Signaling Test Method Cont...



- One method will measure the PLL jitter variance function to derive the PLL transfer function (**No need** for a stimulus, ***in-situ*** measurement)



Example Reference Clock Jitter Test Methods







- Step 1: Measure the phase jitter time record, or spectrum, or power spectrum density (PSD)
- Step 2: Apply the required filter function in either time-domain, or frequency-domain
- Step 3: Estimate the RMS value after the filter function.




IV: Application and Case Study Examples

Tx Testing (I): Full Swing and De-Emphasis Eye






Tx Testing: DJ and TJ



TIMING MEASUREMENTS


Quantity	Specification	Measured	Pass/Fail?
UI	199.94ps-200.06ps	200ps	PASS
TtxEye 10e-12	>0.75UI	0.813816UI	PASS
TtxDjDD	<0.15UI	0.031209UI	PASS
TtxRj		0.011070UI	

Tx Testing (II): DJ and TJ, Passing




TIMING MEASUREMENTS

Quantity	Specification	Measured	Pass/Fail?
UI	199.94ps-200.06ps	200ps	PASS
TtxEye 10e-12	>0.75UI	0.824608UI	PASS
TtxDjDD	<0.15UI	0.076184UI	PASS
TtxRj		0.007086UI	





Tx Testing (III) DJ and TJ, Failing



TIMING MEASUREMENTS

Quantity	Specification	Measured	Pass/Fail?
UI	199.94ps-200.06ps	200ps	PASS
TtxEye 10e-12	>0.75UI	0.744601UI	FAIL
TtxDjDD	<0.15UI	0.160213UI	FAIL
TtxRj		0.006799UI	






TIMING MEASUREMENTS

Quantity	Specification	Measured	Pass/Fail?
UI	199.94ps-200.06ps	200ps	PASS
TrxEye 10e-12	>0.40UI	0.478122UI	PASS
TrxDjDD	<0.44UI	0.284141UI	PASS
TrxRJ		0.016981UI	


Rx Testing: DDJ SPAN and Histogram




Be certain of the signal you send






Rx Testing : PSD





PLL Testing : 3 dB Frequency and Peaking



PLL Testing : A 3rd Order Case



Reference Clock Testing



RJ_rms = 8.31 ps > RJ_rms = 3.1 ps of specification

FAIL



V. Summary and Conclusion

- Signal integrity is composed of both Timing Jitter and Amplitude Noise
- Quantifying jitter and noise components is essential
- Understanding different jitter measure types is critical and phase jitter is used for PCI Express
- Transfer function is a must for testing serial links
- DJ/RJ/TJ testing are all critical and required for 5GT/sec
- PLL parameters are critical for PCI Express interoperability test
- Both compliance and diagnostic tests are needed in order to have a full test coverage



References

1. Li, Martwick, Talbot, Wilstrup, 2004, ITC/IEEE paper on PCI Express Jitter, **ITC/IEEE 2005 Proceedings**
2. Advanced Signal Integrity and Jitter Seminar, 2005, Wavecrest
<http://www.wavecrest.com/technical/papers.html>
3. PCI Express Jitter white paper (I), 2004:
http://www.pcisig.com/specifications/pciexpress/technical_library
4. PCI Express Jitter and BER white paper (II), 2005:
http://www.pcisig.com/specifications/pciexpress/technical_library
5. PCI Express 1.1 Base Specification, 2005:
<http://www.pcisig.com/specifications/pciexpress/base>
6. PCI Express 1.1 CEM Specification, 2005:
<http://www.pcisig.com/specifications/pciexpress/base>
7. PCI Express 2.0 Base Specification, Rev 0.7, 2006



Acknowledgement:

The author would like to thank Brad Hegge and Goutham Mallareddy of **Wavecrest** for their help in preparing this presentation

Thank you for attending the PCI-SIG Developers Conference 2006.

For more information please go to www.pcisig.com



Emerging Challenges and Solutions For Signal Integrity and Jitter Testing For PCIe 2.0 @ 5 GT/s

Mike Li, Ph.D.

CTO

Wavecrest

